x = 0.22) heterostructures with and without a passivation layer of the SiN x were fabricated in order to see the effect of the insulator layer on the main electrical parameters such as zero-bias barrier height (BH) ( B0 ), ideality factor (n), series resistance (R s ) of the structure, and the interface state density (N ss ). Some of these parameters were determined from both I-V and admittance (C-V and G/ω -V) measurements at room temperature and at 1 MHz and were compared. The experimental results show that the value of N ss in a Schottky contact without passivation is nearly 1 order of magnitude larger than that in a Schottky contact with SiN x passivation layers. Also, the values of R s increase with the increasing thickness of the passivation layer. In the forward bias region, the negative values of capacitance are an attractive result of this study. This negative capacitance disappears in presence of the passivation layer.
Introduction
When the thickness of SiO 2 is less than 20 Å, it will have unacceptably large leakage current due to the direct tunneling mechanism and low dielectric constant. A poor interface of the insulator/oxide film with Si also leads to high leakage current, high-temperature dispersion, and high defect trapped charges. Therefore, the fundamental requirements for the materials are high dielectric constant, low density of interface states, and low leakage current. [1 -9] In recent years high dielectric materials have been proposed for application as an insulator layer at the metal/semiconductor (M/S) interface such as a metal-TiO 2 -semiconductor (MIS or MOS), metal-Bi 3 Ti 4 O 12 -semiconductor (MFS) structures, and high electron mobility transistors (HEMTs). [10] In addition, there are various nonidealities in these structures, such as the formation of an insulator layer at the M/S interface, the energy distribution profile of N ss at the semiconductor/insulator (S/I) interface, R s , and inhomogeneous barrier heights (BHs). The values of N ss and R s of these devices are important parameters that affect both I-V and C-V characteristics. [1, 3, 11, 12] In general, the forward bias I-V characteristics are linear in the semilogarithmic scale at intermediate bias voltages (∼0.1-0.8 V), but deviate from the linearity due to the effect of R s and interfacial layer. [3, 11, 12] Since a bias voltage is applied across these structures, the combination of the interfacial insulator layer, depletion layer, and series resistance of the device will share the applied bias voltage. In recent years, some studies [1, 3, 4, 11] investigated the effect of existence of an interfacial insulator/oxide layer and the N ss on the behavior of Schottky barrier diodes (SBDs), and extracted the N ss from the forward bias I-V characteristics.
The main aim of this study is to investigate the effect of the passivation layer on some of the main electrical parameters of (Ni/Au)/Al x Ga 1−x N/AlN/GaN(x = 0.22) heterostructures by using I-V, C-V, and G/ω -V measurements at room temperature. The values of R s were determined from both Cheung's [13] and conductance [14] methods. In addition, the N ss profile was obtained from both the forward bias I-V characteristics by taking into account the bias dependence of the effective BH ( e ) and low-high frequency C-V characteristics.
Experimental
The (Ni/Au)/Al x Ga 1−x N/AlN/GaN(x = 0.22) heterostructures were fabricated on c-plane (0001) double-polished Al 2 O 3 substrates of 2-inch diameter in a low pressure metal-organic chemical vapor deposition (MOCVD). Al 2 O 3 substrate was annealed at 1100 • C for 10 min in order to remove surface contamination. The buffer structures consisted of a 15-nm-thick, low-temperature (650 • C) AlN nucleation layer, and high-temperature (1150 • C) 420-nm AlN templates. A 1.5-µm nominally undoped GaN layer was grown on an AlN template layer at 1050 • C, followed by a 2nm-thick high-temperature AlN (1150 • C) barrier layer. The ohmic contacts were formed as a square van de Pauw shape and the Schottky contacts formed as 1-mm-diameter circular dots. Then, Schottky contacts were formed by Ni/Au (40/80 nm) evaporation. The schematic diagram of (Ni/Au)/Al x Ga 1−x N/AlN/GaN (x = 0.22) heterostructures can be seen in our previous study. [10] After the formation of the ohmic contact, the SiN x layer was deposited by plasma-enhanced chemical vapor deposition (PECVD) on 
Results and Discussions

Forward bias I -V characteristics
The forward bias semilogarithmic I-V characteristics of the (Ni/Au)/Al x Ga 1−x N/AlN/GaN(x = 0.22) heterostructures with and without SiN x passivation layer are given in Fig. 1 . According to the thermionic emission (TE) theory, the relationship between the applied bias and the current through a barrier is given by Sze [11] and Rhoderick and Williams [12] 
where B0 is the zero-bias BH, A is the rectifier contact area, A * is the effective Richardson constant and is equal to 32.09 A/cm 2 K 2 for undoped Al 0,22 In 0,78 N, [10] in which I 0 is the reverse saturation current derived from the straight line intercept of lnI at zero-bias voltage. [11] The voltage drop across the series resistance of the diode is V d = V -IR s . In Eqn (1), n is the ideality factor, T is the absolute temperature in Kelvin, k is the Boltzmann constant, and V is the applied voltage across the structure. The values of B0 and n are obtained from the following equations, [11, 12] respectively:
The values of B0 and n were found to be as 0.61 eV and 4.99 and 0.54 eV and 7.09, for unpassivated and passivated samples, respectively. The high values of the ideality factor of these structures can be explained by means of the effects of the bias voltage drop across the insulator layer, surface states, bias dependence of the BH, and barrier inhomogeneity at the M/S interface. [1, 11, 12] As can be seen in Fig. 1 , the downward curvature at sufficiently high bias voltages was caused by the effect of R s , apart from the existence of the interface states. [3,9 -13] Therefore, the values of n, BH, and R s were evaluated by using a method that was developed by Cheung and Cheung [13] in the high bias voltage range as in following equations:
where b is the BH obtained from the data of the downward curvature region in the forward bias I-V characteristic. Figure 2 
where d e /dV is the change in the barrier with bias voltage, β is the voltage coefficient of the effective BH ( e ). As proposed by Ref. [1] , the voltage dependent n is given by (5) and the expression for the density of the N ss is reduced as
where δ is the thickness of the passivation layer, W D is the depletion layer width that is being deduced from the experimental C-V measurements at 1 MHz, and ε i and ε s are the permittivity insulator layer and semiconductor, respectively. As can be seen in the inset of Fig. 1 , for two samples there was a slight exponential increase in N ss from the midgap toward the bottom of the conductance band, but in the case of the unpassivated sample the distribution profile of N ss was similar to the U shape. Also, the experimental results show that the value of N ss in the unpassivated heterostructure is nearly 1 order of magnitude larger than the passivated heterostructure. frequency the carrier life time of charge (τ ) become larger than the measured period. [11, 14] The G/ω -V characteristics were also obtained in this study but are not given here. They did not show a negative behavior. As can be seen in the inset of Fig. 3(a) , the most interesting behavior of the forward bias C-V characteristics for unpassivated sample is the negative capacitance at high bias voltage regions as well as on many electronic devices, which has been reported in the literature. [15 -17] Contrary to the unpassivated sample, the passivated one's C-V plots did not show a negative capacitance behavior. In this work, we have considered that the interfacial material (SiN x ) can reduce the magnitude of N ss and prevent negative capacitance. Jones et al. [18] show that the negative capacitance caused by the injection of minority carriers can only be observed at a forward applied bias voltage. The structures of many electronic devices such as MIS, MFS or MFIS, and HEMT consist the N ss and bulk traps where the charges can be stored and released when the appropriate forward applied bias and the external (a.c.) oscillation voltage are applied, in which a large effect can be produced on the devices. [16, 18] The density distribution profile of N ss for both unpassivated and passivated samples was also obtained from the low-high frequency capacitance (C LF -C HF ) measurements by using following Eq. [7] and given in Fig. 4 . [14] N ss = 1 qA
Forward and reverse bias C -V and G/ω characteristics
Surf. Interface Anal. 2010, 42, where C LF and C HF are the measured low frequency capacitance (5 kHz) and high frequency capacitance (1 MHz), respectively, and C i is the insulator layer capacitance. As can be seen in Fig. 4 , the values of N ss decrease with an increase of the passivation layer thickness, which is in agreement with the N ss values that were obtained from the forward bias I-V measurements.
Conclusions
(Ni/Au)/Al x Ga 1−x N/AlN/GaN(x = 0.22) heterostructures with and without a passivation layer of the SiN x were fabricated in order to see the effect of the interfacial layer and N ss on the main electrical parameters at room temperature. The density distribution profiles of N ss were obtained from both I-V and the low-high frequency capacitance (C LF -C HF ) methods. Both the experimental methods show that the value of N ss in a Schottky contact without passivation is nearly 1 order of magnitude larger than the Schottky contact with SiN x passivation layers. Also, the values of R s were obtained by using Cheung's functions from the forward bias I-V characteristics and they increase with the increasing thickness of the passivation layer. The interesting result in this study is the observation of the negative capacitance in the unpassivated sample. In contrast to the passivated sample, in the forward bias region the value of C for unpassivated sample shows a negative behavior. As a result, we can say that the interfacial material (SiN x ) can both reduce both the magnitude of N ss and prevent negative capacitance.
